Hardware Technical Program Manager

🏢 Efficientcomputer · 📍 San Francisco, Bay Area OR Pittsburgh, PA OR Austin, TX 💰 $200,000 - $260,000 / yr

⚡ Direct Talent Broker Referral

Why apply through CandidatesReach?

✔ Tailored Executive Endorsement Letter: Highlight your real strengths and verified background directly to hiring leads.

✔ Your Preferred Screening Terms: Choose between a 1-minute quick phone screen or scheduled email calendar.

✔ $500 Cash Hiring Bonus: Receive $500 direct cash reward after 30 days of active employment.

Position Summary & Responsibilities

Efficient Computer is rethinking computing from the ground up to solve one of AI's biggest challenges: energy. Our Fabric architecture delivers a 10–100x improvement in energy efficiency for general-purpose computation, including AI, while supporting familiar programming languages and software frameworks—unlocking new possibilities for autonomous machines, intelligent infrastructure, wearables, and space systems. With our first processor, Electron E1, now shipping in volume and more than $97 million in Series B financing recently announced, we're accelerating customer deployments and scaling our architecture to data center performance. Join us to build the hardware and software that bring intelligence wherever it's needed and help shape the next generation of computing.

We are looking for a Hardware Technical Program Manager to own the program end-to-end — from architecture freeze through RTL, verification, physical implementation, tapeout, bring-up, and production release.

You will be the operational center of the program: building and defending the schedule, driving the critical path, surfacing risk early, and making the tradeoff conversations happen before they become slips. You'll work daily with architecture, RTL design, DV/emulation, DFT, physical design, package, firmware, and the foundry/IP vendor ecosystem. Join our team and help us shape the future of computing at the edge and beyond!

Key Responsibilities

Own the Program

Own the silicon schedule from architecture freeze through tapeout, bring-up, and production with the schedule informed by customer requirements and internal functional leads.
Drive the weekly execution cadence (program reviews, design reviews, tapeout readiness) and maintain a single source of truth for status, dependencies, and decisions.

Drive Cross-Functional Execution

Coordinate handoffs across architecture, RTL, DV/emulation, DFT, physical design, IP, package, and software
Manage the dependency chains hardware programs live and die on: IP delivery, PDK/library releases, EDA versions, and emulation capacity.
Run the tapeout checklist and signoff matrix (timing, power, IR/EM, DRC/LVS, DFT coverage, ECO closure, GDS handoff), hol

🎯 Candidate Preparation Guide For Efficientcomputer Applicants

Key Role Competencies & Evaluation Highlights

Key Role Focus:

Evaluating architectural innovation in hardware-software co-design to achieve ultra-low power compute efficiency.

📋 Preparation Priorities (Key Areas to Clarify):

1. Relying solely on brute-force scaling or standard CPU/GPU optimization techniques
2. Failing to understand the practical software stack implications of novel hardware
3. Treating power optimization as an afterthought rather than a core design constraint

✨ Recommended Role Alignment Hook:

I design compute systems from the transistor up to the compiler to fundamentally break the power wall in modern hardware.

🔒 Free Candidate Preparation Access

Unlock Preparation Priorities & Alignment Hook

🤝 Talent Broker Referral · $500 Bonus Included

Apply for Hardware Technical Program Manager

Setup your contact terms & referral note to get recommended directly to the hiring lead at Efficientcomputer.

⚡ Continue with Google (Instant Setup)

or with email

Already have an account? Sign in here